Skip to main content
Advanced Search
Search Terms
Content Type

Exact Matches
Tag Searches
Date Options
Updated after
Updated before
Created after
Created before

Search Results

341 total results found

Tutorial: Setting Up a Collaborative Jupyter Lab

Laboratorium

This tutorial outlines the steps to set up a collaborative Jupyter Lab environment for multiple users. Make sure to follow each step carefully. A. Initial Preparation Create a Tmux Session: Open your terminal and run the command: tmux new -t your_se...

Hal yang harus dipersiapkan

Laboratorium Persiapan Praktikum Semester Baru

Surat Menyurat

Laboratorium Persiapan Praktikum Semester Baru

Vivado Simulation and Synthesis Tutorial

Digital Sistem Design (PSD/DSG) Module 1 - Setup

1.3 Vivado Tutorial For this tutorial, we will use this code for reference :  LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY AND_GATE IS PORT ( A : IN STD_LOGIC; B : IN STD_LOGIC; Y : OUT STD_LOGIC ); END AN...

ModelSim Installation Tutorial

Digital Sistem Design (PSD/DSG) Module 1 - Setup

Quartus Prime Installation Tutorial

Digital Sistem Design (PSD/DSG) Module 1 - Setup

1.1 Quartus Prime Explanation Intel Quartus Prime is a comprehensive software suite from Intel used for designing, synthesizing, and programming programmable logic devices (PLDs), such as Field-Programmable Gate Arrays (FPGAs) and Complex Programmable Logic D...

Vivado Installation Tutorial

Digital Sistem Design (PSD/DSG) Module 1 - Setup

1.1 Vivado Explanation Vivado is an Integrated Design Environment (IDE) developed by Xilinx (now AMD) used for designing, simulating, and implementing digital circuits on FPGAs (Field-Programmable Gate Arrays). It serves as the primary software tool to take a...

ModelSim Simulation Tutorial

Digital Sistem Design (PSD/DSG) Module 1 - Setup

Quartus Prime Synthesis Tutorial

Digital Sistem Design (PSD/DSG) Module 1 - Setup

1.3 Quartus Prime Tutorial For this tutorial, we will use this code for reference :  LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY AND_GATE IS PORT ( A : IN STD_LOGIC; B : IN STD_LOGIC; Y : OUT STD_LOGIC ); ...

Template EMAS

Laboratorium Persiapan Praktikum Semester Baru

Header EMAS 1 - Literal Header <p dir="ltr" style="text-align: center;"><img src="https://emas3.ui.ac.id/draftfile.php/2625380/user/draft/495439476/Logo.png" alt="Logo" width="256" height="256" class="img-fluid atto_image_button_text-top"></p> <p dir="ltr" s...

1.1 Learning Objectives

Fundamentals Digital Systems (DSD/FDS) Module 1 - Introduction to Digital Circuit

After completing this module, students are expected to be able to: Understand how to effectively read and interpret integrated circuit (IC) datasheets, including key specifications, pin configurations, and operational parameters. Understand the funda...

1.2 Basic Components

Fundamentals Digital Systems (DSD/FDS) Module 1 - Introduction to Digital Circuit

Before we make a digital system circuit, we have to know more about what component that will be used when making a digital system. Power Supply Power supply is an electrical component that is used to supply electrical power for other components. Power supply...

1.3 Datasheet

Fundamentals Digital Systems (DSD/FDS) Module 1 - Introduction to Digital Circuit

Datasheet is a piece of paper, in physical form or digital form, provided by the component or software manufacturer that consists of information about the product. In digital circuit design, datasheets provide information about electrical components suchas IC....

1. Introduction to VHDL

Digital Sistem Design (PSD/DSG) Module 2 - Dataflow Style

1.1 What is VHDL VHDL is an acronym for VHSIC HDL or, more completely, Very High-Speed Integrated Circuit Hardware Description Language. VHDL is a language used to describe hardware, so its writing style cannot be equated with high/low-level programming langu...

2. Dataflow Style in VHDL

Digital Sistem Design (PSD/DSG) Module 2 - Dataflow Style

2.1 What is Dataflow Style The Dataflow style is built on concurrency because the central idea is to model the system as a set of concurrent operations on signals, which directly reflects the physical reality of hardware. In any integrated circuit, all compon...

New Page

Internet of Things

Learning Objectives

Internet of Things Module 2 - Task Management

After completing this module, students are expected to be able to: Understand the basic concepts of task scheduling in RTOS. Understand the types of task scheduling algorithms. Understand and apply FreeRTOS APIs to create and manage tasks on the ESP-32.

The Importance of Task Scheduling in IoT

Internet of Things Module 2 - Task Management

One of the most important aspects in an RTOS is task scheduling since it defines the sequence in which many operations run on the CPU at the appropriate instant. Each process or task in the context of real-time applications has a particular function, such read...